Opening for

Hi, Opening for Full chip SOC DV requirement with PCIe (Gen 5) and DDR4/DDR5 subsystem experience (10 yrs) Job Description for 1 PCIe Req 5 to 8 years of experience in design verification in a fast-paced development environment. Strong understanding of the complete verification lifecycle , including test planning, testbench development, execution, debug, and coverage closure. Strong hands-on experience in SystemVerilog and UVM . Good working knowledge of PCIe and AMBA protocols . Minimum 1 year…